=========================================================================

\* Design Summary \*

=========================================================================

Top Level Output File Name : mux\_2to1.ngc

Primitive and Black Box Usage:

------------------------------

# BELS : 32

# LUT3 : 32

# IO Buffers : 97

# IBUF : 65

# OBUF : 32

Device utilization summary:

---------------------------

Selected Device : 6slx9tqg144-3

Slice Logic Utilization:

Number of Slice LUTs: 32 out of 5720 0%

Number used as Logic: 32 out of 5720 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 32

Number with an unused Flip Flop: 32 out of 32 100%

Number with an unused LUT: 0 out of 32 0%

Number of fully used LUT-FF pairs: 0 out of 32 0%

Number of unique control sets: 0

IO Utilization:

Number of IOs: 97

Number of bonded IOBs: 97 out of 102 95%

Specific Feature Utilization:

---------------------------

Partition Resource Summary:

---------------------------

No Partitions were found in this design.

---------------------------

=========================================================================

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

------------------

No clock signals found in this design

Asynchronous Control Signals Information:

----------------------------------------

No asynchronous control signals found in this design

Timing Summary:

---------------

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 6.097ns

Timing Details:

---------------

All values displayed in nanoseconds (ns)

=========================================================================

Timing constraint: Default path analysis

Total number of paths / destination ports: 96 / 32

-------------------------------------------------------------------------

Delay: 6.097ns (Levels of Logic = 3)

Source: select (PAD)

Destination: out<31> (PAD)

Data Path: select to out<31>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

---------------------------------------- ------------

IBUF:I->O 32 1.222 1.520 select\_IBUF (select\_IBUF)

LUT3:I0->O 1 0.205 0.579 Mmux\_out321 (out\_9\_OBUF)

OBUF:I->O 2.571 out\_9\_OBUF (out<9>)

----------------------------------------

Total 6.097ns (3.998ns logic, 2.099ns route)

(65.6% logic, 34.4% route)

=========================================================================

Cross Clock Domains Report:

--------------------------

=========================================================================

Total REAL time to Xst completion: 5.00 secs

Total CPU time to Xst completion: 5.16 secs

-->

Total memory usage is 4506632 kilobytes

Number of errors : 0 ( 0 filtered)

Number of warnings : 0 ( 0 filtered)

Number of infos : 0 ( 0 filtered)